Pipelined Special Purpose Computer

« The vOICe Home Page
« Hardware Prototype

Picture of computer architecture
System architecture and circuit topology.

Hardware

Digital design
The behaviour of the 64 independent oscillators is emulated via fast digital computations. In this way, the implementation could be made much more compact (portable), more robust (against detuning) and more flexible (programmable), but also cheaper and lower in power dissipation (for battery operation), than a large set of independent and precisely-tuned analog oscillators would be.

Circuit board
The vOICe hardware. Photography: P. Meijer.

Real-time 64-channel sound synthesis
Using a system clock of only 2 MHz, a pipelined serial computation of samples of the superposition of 64 oscillator signals takes place at a frequency of 31.25 kHz, which is sufficiently high for very good audio quality (cf. CD players using 44.1 kHz). The superposition samples are represented by 16-bit values, again to achieve high audio quality.

Pipelined parallel processing for sound synthesis

The pipeline for parallel processing consists of 5 stages, in which alternatingly 2 and 3 oscillator samples are simultaneously processed during each phase of the system clock. Every 64 clock cycles the system churns out a newly synthesized 16-bit sound sample of the superposition of the 64 oscillators.

5-stage pipeline animation
Pipeline flow animation.

Single-board prototype
The resulting special purpose computer was optimized towards the DSP processing for image-to-sound conversion. The whole conversion system, including 20 ms frame grabbing and 16 grey-tone digitization hardware for input, and the analog output stages for the headphones, has been implemented on a single 236 × 160 mm circuit board, dissipating a measured low-power 4.4 Watt. Even while this is already comparable to the power consumption of small portable (battery powered!) video cameras in the consumer market, a further drastic reduction of power consumption could easily be obtained by replacing the LS TTL components by CMOS equivalents.

Copyright © 1996 - 2024 Peter B.L. Meijer